This paper will provide a demonstration of basic FASTBUS hardware and test software. The systems will include single crate segments, simple computer I/O, a fast sequencer and memory, some simple diagnostic and display devices and a UNIBUS to FASTBUS processor interface. The equipment will be set up to show the basic FASTBUS protocols and timing transactions, as well as some of the general initialization software features.
INTRODUCTION
FASTBUS is a standardized modular 32 bit data-bus system for data acquisition, data processing, and control. A FASTBUS system consists of multiple segments which can operate independently, but also link together for passing data. FASTBUS operates asynchronously to accommodate high and low speed devices, using handshake protocols for reliability. It can also operate synchronously for maximum data transfer speed. For a detailed description of FASTBUS, see Ref. 1 .
As of October 20, 1981, the prototyping period will end, and the FASTBUS standard will be firm. This poster session presents both hardware and software FASTBUS systems. There are two hardware systems; one contains a simple computer interface, a fast sequencer and memory, the other a UNIBUS to FASTBUS interface together with a memory and simple display. A FASTBUS System Manager software system is presented as well as a brief summary of the FASTBUS Diagnostic System Status.
A FASTBUS BACKPLANE SEGMENT DEMONSTRATION
This demonstration utilizes three early prototype FASTBUS modules: a memory module, a sequencer, and an I/O Register to FASTBUS Interface. The software used to perform this demonstration utilizes the FASTBUS Diagnostic Operating System (FBDOS) software which is being developed for use in prototype development and hardware checkout. Because of recent FASTBUS protocol specification changes, the hardware used in the demonstration does not precisely match the specification, but the demonstration is still relevant since the basic concept of a FASTBUS operation remains the same. This demonstration shows many FASTBUS features: geographical addressing to locate and identify devices, logical addressing which allows devices to be positionindependent, use of the WT line to monitor the state of the bus, the various data-cycles including read-modifywrite and the multimaster arbitration capability. Many of these features were designed into FASTBUS to facilitate the development of diagnostic and system software for multiprocessor environments.
A DEMONSTRATION OF A FASTBUS SYSTEM USING A UNIBUS TO FASTBUS INTERFACE
This demonstration shows data acquisition using a UNIBUS Processor Interface (UPI). See Ref. 5 . The UPI allows a processor on the UNIBUS to execute any FASTBUS operation (except non-handshake block transfers), to transfer data between UNIBUS and FASTBUS, and to detect errors. The UPI will also respond to FASTBUS interrupts and Service Requests, interrupting the processor on the UNIBUS, and enabling the processor to determine the source of the interrupt and thus to respond to it.
The UPI has two functional components: The UIPI consists of two FASTBUS modules (or one double-width module) and one relatively simple UNIBUS module. One FASTBUS module, the FSD, consists of the FSD hardware and is interfaced by microcode. The second module, the FASTBUS Master Interface (FMI), contains the FIR and the FASTBUS and UNIBUS interfaces. There is a data-plus-control bus between the FASTBUS modules and the UNIBUS module. The UNIBUS module is called the UNIBUS Master Interface (UMI).
The demonstration shows data acquisition from a FASTBUS system using the FSD list processor interface between a PDP-11 UNIBUS and FASTBUS. The system demonstrates that the FASTBUS speed can be used in real time systems to gather data. The efficiency of block transfers, and the use of list processing devices on FASTBUS host interfaces, can reduce UNIBUS overhead. This relieves the high level processor of the time-consuming task of data gathering.
In the demonstration, lists of FASTBUS operations are performed by the UPI after being initiated by the PDP-11. Once the list is started, there need be no more intervention by the PDP-l1 processor until its completion.
The FASTBUS crate contains the two-module UPI, a FASTBIJS memory module with 240 data locations, and a simple display module. The simple display module is used to monitor the state of the FASTBUS lines to show 91 that the FASTBUS segment is active and data is being transferred.
The memory module is addressed using a logical address. This address is written into control register 1 of the memory module, at initialization time, by the PDP-11.
In the demonstration, data are written and read from the memory module in block transfer mode. A program in the PDP-11 first downloads the microcode for the UPI into a read only memory, and resets the UPI.
A modified version of the data analysis program MULTI is used to read and write data to the memory module. The data read is displayed in graphical form. The data transfer routine of MULTI uses the standard routines for FASTBUS to construct the FASTBUS operation lists to be executed by the UPI, and to instruct the UPI when to begin its operations.
Parameters in MULTI may be set during the demonstration to change the data written to the memory module, and to change the mode of the FASTBUS reads being done. The data from FASTBUS to UNIBUS memory may be transferred in 32 bit or 16 bit mode. In this latter mode only the low order 16 bits of each data word are transferred to the UNIBUS. The UPI may be instructed to ignore a particular FASTBUS operation or to change the burst size of each block transfer.
Parameters may also be set in MULTI to instruct the data transfer routine to give a user defined list of FASTBUS operations to the UPI for execution.
FASTBUS SYSTEM MANAGER
The FASTBUS System Manager is a software system which assigns each device an address or a range of addresses and specifies the communication paths over which any two modules in the system can communicate. To do this the system manager must maintain a data base that describes system topology as well as details of each component module in the system. In the long run the system manager will evolve to include facilities for error recovery, module diagnostics, module initialization and system verification procedures to ensure that the actual physical configuration agrees with its description in the data base. Through the system manager the experimenter will then be able to bootstrap the system, configure around faulty modules, and enable/disable experiment data collection runs.
The System Manager presently consists of the following major components: (1) 
(3) Route Map Generator
The route map generator uses three square matrices and an iterative approach to find the shortest reversible unique route between every possible pair of segments. Where there is a choice it takes the route that has the smallest window, i.e., has the largest minimum size SI in the path. This conserves address space for reasons beyond explanation here. The three matrices are as follows. The PATH matrix shows at each row/column intersection which segment to go through first to get from the segment represented by the row to the segment represented by the column. Initially PATH contains nonzero entries only where there is a direct connection between segments via an SI. PATH also shows what size the smallest SI is on that path (i.e., an 8 bit SI is smaller than a 12 bit). After each iteration the PATH matrix is updated, and another matrix called NEWS shows what new paths were found. The NEWS is OR'd with a running total matrix (RTM) to see if any routes remain to be found. The algorithm continues until the RTM is all ones, success, or RTM is not all ones and NEWS is all zeros, failure. a list of fixed segments/modules and their sizes chained together in order of ascending address. Also, we have a list of mobile segments/modules that can be plugged in anywhere they fit. The mobile ones are chained together in order of descending size. The algorithm then takes the largest mobile one and plugs it into the first hole between fixed ones that it will fit. The process is repeated until all mobile objects have been merged. The algorithm is not optimal, but it will serve until larger system issues regarding multiple SI sizes are solved. (5) 
FASTBUS DIAGNOSTIC SYSTEM STATUS
The FASTBUS diagnostic system is currently under development. The prototype hardware has been delayed from the original expectations for many reasons. Now that the specification has stabilized, the circuit board layout is being digitized for producing the printed circuit artwork on a computerized photoplotting system. Meanwhile, wire-wrapped partial implementations are being fabricated which will allow testing of the microprocessor and network-related features, using the actual MC68000 processor and serial network hardware.
While awaiting completing of the real hardware, software is being developed on substitute hardware which simulates parts of the final system. Low-speed implementations of the serial network hardware were added to existing Z80 microprocessor systems, and the basic network control algorithms were developed and debugged.
The system is being written in FORTH, an interactive language which combines compiling, interpreting, assembling, editing and operating system features in a very compact package. The needed interrupt-driven multitasking system was implemented in FORTH, using a version called FIG (FORTH Interest Group) FORTH, which is widely available and is in the public domain.
This multitasking system was first implemented on the Heath H89 intelligent terminal/microprocessor system, which will be the console and floppy disk storage device for the diagnostic system. It was then ported to the Z80 network test machines, and then the FORTH nucleus was ported to the Motorola KDM MC68000 development board.
We recognized a need for a standard version of FORTH which could work on a wide range of machines, which would make portability of programs and pro 
